can be seven or eight bits, and there may be a parity bit appended to that data. A parity bit is an extra bit that helps detect transmission errors. Finally, there may be one or two stop bits. The various options available are as follows:

Control Register			Number Of	E BALL	Number Of
Bit 4	Bit 3	Bit 2	Data Bits	Parity	Stop Bits
0	0	0	7	Even	2
0	0	1	7	Odd	2
0	1	0	7	Even	1
0	1	1	7	Odd	1
1	0	0	8	None	2
1	0	1	8	None	1
1	1	0	8	Even	1
1	1	1	8	Odd	1

The two least significant bits (0 and 1) are used to determine the speed of transmission and reception. This is done by setting a divisor for the clock rate. The 6850 does not have its own clock, and therefore must be provided with an external one, typically set at 1,760 Hz.

Control	Register	Clock Rate	
Bit 1	Bit O	Divisor	
0	0	1	
0	1	16	
1	0	64	

The combination not shown in the table, when both these bits are one, causes a master reset of the chip.

In the status register the bits have the following functions:

Dit Eunstin

DIL	runcuvn
7	Interrupt request
6	Set if a parity error occurs on reception
5	Set if the receiver overruns, i.e. too many bits were received, with characters running into the previous ones
4	Set if a framing error occurs on reception — the wrong number of start and stop bits
3	Set when a signal is received on the CTS line
2	Set when a signal is received on the DCD line
1	Set when the transmit data register is empty

0 Set when the received data register is full

Our second example program uses a 6850 chip to receive a character string, terminated by a carriage return, from a remote terminal. The principle is to program the chip appropriately, then loop round checking if the receive data register is full. When it is, we remove the data byte, which resets bit 0 in the status register. The process is repeated until the character received is a carriage return (ASCII code 13). We shall be ignoring any transmission errors, though checking for them by masking the contents of the status register to see if any of the bits are set is quite error indicating straightforward. We shall assume a fairly common protocol: eight data bits, no parity and two stop bits and a divide by 16 clock speed. The first subroutine programs the chip, the second receives the data.

PIA P	rogra	m	
	EQU ORG		Subroutine to set up Port A
			 Shift A left to multiply by two (the table consists of two-byte addresse)
	LDA	A W	Get base address of PIA
	CIR	1 X	Get access to data direction
		#%.01111111	register
	STR	X	Set all bits for output
		#%00101100	Disable interrupts, set control
	STB		line 2 for output and select
	RTS		data register
			whose address is in Y
	ASLA	werden fe	Shift A left to multiply by two
		#TADLE	Get base address of PIA
	LDX	A,A Va	Get length of string in A
LOOGS	DEA	,1+ FINISH	Check if length is zero
LUUPI	DEU O		Check if ready for next hit
LUUFZ	ANDR	#9// 100000000	Mask off all except bit 7
	BEN	10022	If not ready
	I FIR	V+	Get next character
	STR	×	Print it
10083	LDB	1.8	Check if transmitted
10010	ANDB	#%01000000	Look at bit 6
	BEO	LOOP3	Loop if not ready yet
	LDB	X	Read data register to clear
	DECA		status bits
	BRAO	LOOPI	Get next character
FINISH	RTS		det novi bilandos

ACIA Program

TABLE	EQU	\$5000	Subroutine to program 68
	ORG	\$1000	Colorestination and
AZIAST	ACTA		Subroutine to set up ACIA
ALIAOT	AGLAD		(table of two-byte add
	LDXO	#TABLE	Get base address of A
	LDX	A,X	
	LDAO	#%00000011	Master reset of ACIA
	STA O	Х	Into control register
	LDAO	# %00010001	Program ACIA (8 data
	STA	×	parity, 2 stop bits)
	RTS		Subroutine to accept strin
			characters
BUFFER	EQU C	-\$4000	Somewhere to put the
CR	EQUO	-18	ASCII for carriage ret
	BSR C	ACIAST	Set up ACIA. X registe
	LDYO	#BUFFER	Destination in Y
LOOP	LDB O	*	> Get status
	ASLBO		Shifts bit 7 out of B re
	BCC O	- LOOP	into carry flag of CCP
HEND	LDA C	<u>1,X</u>	GO back if that bit wa
	STA c		request yet
	CMPA	#CR	Get data byte
	BNEC	LOOP	Store it
	RTS		Next character
THE REAL PROPERTY AND ADDRESS OF THE OWNER.			and the second sec

by two resses) CIA

bits, no

g of

m

string

gister

not set.