

DATABASE

Here, courtesy of Zilog Inc., we produce another part of the Z80 programmers' reference card.

8-Bit Arithmetic and Logical Group

SOURCE

	REGISTER ADDRESSING								REG INDIR	INDEXED		IMMED
	A	B	C	D	E	H	L	(HL)		(IX+d)	(IY+d)	
ADD	87	80	81	82	83	84	85	86	DD 86 d	FD 86 d	C6 n	
ADD w CARRY ADC	8F	88	89	8A	8B	8C	8D	8E	DD 8E d	FD 8E d	CE n	
SUBTRACT SUB	97	90	91	92	93	94	95	96	DD 96 d	FD 96 d	D6 n	
SUB w CARRY SBC	9F	98	99	9A	9B	9C	9D	9E	DD 9E d	FD 9E d	DE n	
AND	A7	A0	A1	A2	A3	A4	A5	A6	DD A6 d	FD A6 d	E6 n	
XOR	AF	A8	A9	AA	AB	AC	AD	AE	DD AE d	FD AE d	EE n	
OR	B7	B0	B1	B2	B3	B4	B5	B6	DD B6 d	FD B6 d	F6 n	
COMPARE CP	BF	B8	B9	BA	BB	BC	BD	BE	DD BE d	FD BE d	FE n	
INCREMENT INC	3C	04	0C	14	1C	24	2C	34	DD 34 d	FD 34 d		
DECREMENT DEC	3D	05	0D	15	1D	25	2D	35	DD 35 d	FD 35 d		

Mnemonic	Symbolic Operation	S	Z	Flags	H	P/V	N	C	Opcode	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments	
ADD A, r	A ← A + r	:	:	X	:	X	V	0	10 [000]	r	1	1	4	r Reg	
ADD A, n	A ← A + n	:	:	X	:	X	V	0	11 [000]	110	2	2	7	000: B 001: C 010: D 011: E	
ADD A, (HL)	A ← A + (HL)	:	:	X	:	X	V	0	10 [000]	110	1	2	7	100: H 101: L 111: A	
ADD A, (IX+d)	A ← A + (IX+d)	:	:	X	:	X	V	0	11 011	101	DD	3	5	19	
									10 [000]	110					
									— d →						
ADD A, (IY+d)	A ← A + (IY+d)	:	:	X	:	X	V	0	11 111	101	FD	3	5	19	
									10 [000]	110					
									— d →						
ADC A, s	A ← A+s+CY	:	:	X	:	X	V	0	1:	001				s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction. The indicated bits replace the [000] in the ADD set above.	
SUB s	A ← A-s	:	:	X	:	X	V	1	1:	010					
SBC A, s	A ← A-s-CY	:	:	X	:	X	V	1	1:	011					
AND s	A ← A . s	:	:	X	1	X	P	0	0:	100					
OR s	A ← A ∨ s	:	:	X	0	X	P	0	0:	110					
XOR s	A ← A ⊕ s	:	:	X	0	X	P	0	0:	101					
CP s	A-s	:	:	X	1	X	V	1	1:	111					
INC r	r ← r + 1	:	:	X	:	X	V	0	*	00 r	100	1	1	4	
INC (HL)	(HL) ← (HL)+1	:	:	X	:	X	V	0	*	00 110	100	1	3	11	
INC (IX+d)	(IX+d) ← (IX+d)+1	:	:	X	:	X	V	0	*	11 011	101	DD	3	6	23
									00 110	100					
									— d →						
INC (IY+d)	(IY+d) ← (IY+d)+1	:	:	X	:	X	V	0	*	11 111	101	FD	3	6	23
									00 110	100					
									— d →						
DEC m	m ← m-1	:	:	X	:	X	V	1	*	101				m is any of r, (HL), (IX+d), (IY+d) as shown for INC. DEC same format and states as INC. Replace [100] with [101] in opcode.	

NOTES: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow. P = 1 means parity of the result is even, P = 0 means parity of the result is odd.

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
† = flag is affected according to the result of the operation.