

DATABASE

Here, courtesy of Zilog Inc., we reproduce the first part of the Zilog Z80 programmers' reference card.

MAIN REG SET		ALTERNATE REG SET		GENERAL PURPOSE REGISTERS	INTERRUPT VECTOR I	MEMORY REFRESH R	SPECIAL PURPOSE REGISTERS
ACCUMULATOR A	FLAGS F	ACCUMULATOR A'	FLAGS F'		INDEX REGISTER IX		
B	C	B'	C'		INDEX REGISTER IY		
D	E	D'	E'		STACK POINTER SP		
H	L	H'	L'		PROGRAM COUNTER PC		

Instruction	D ₇ S	Z	H	P/V	N	D ₀ C	Comments
ADD A, s; ADD A, s	1	1	X	1	X	V 0	8-bit add or add with carry
SUB s; SBC A, s; CP s; NEG	1	1	X	1	X	V 1	8-bit subtract, subtract with carry, compare and negate accumulator
AND s	1	1	X	1	X	P 0	Logical operations
OR s; XOR s	1	1	X	0	X	P 0	
INC s	1	1	X	1	X	V 0	8-bit increment
DEC s	1	1	X	1	X	V 1	8-bit decrement
ADD DD, ss	•	•	X	X	X	• 0	16-bit add
ADD HL, ss	1	1	X	X	X	V 0	16-bit add with carry
SBC HL, ss	1	1	X	X	X	V 1	16-bit subtract with carry
RLA; RLCA; RRA; RRCA	•	•	X	0	X	• 0	Rotate accumulator
RL m; RLC m; RR m;	1	1	X	0	X	P 0	Rotate and shift locations
RRC m; SLA m;							
SRA m; SRL m;							
RLD; RRD	1	1	X	0	X	P 0	Rotate digit left and right
DAA	1	1	X	1	X	P •	Decimal adjust accumulator
CPL	•	•	X	1	X	• 1	Complement accumulator
SCF	•	•	X	0	X	• 0	Set carry
CCF	•	•	X	X	X	• 0	Complement carry
IN r (C)	1	1	X	0	X	P 0	Input register indirect
INI; IND; OUT; OTDR	X	1	X	X	X	1	Block input and output, Z = 0 if B ≠ 0 otherwise Z = 0
INIR; INDR; OTIR; OTDR	X	1	X	X	X	1	
LDI; LDD	X	X	X	0	X	1 0	Block transfer instructions, P/V = 1 if BC ≠ 0, otherwise P/V = 0
LDIR; LDDR	X	X	X	0	X	0 0	Block transfer instructions, Z = 1 if A = (HL), otherwise Z = 0
CPI; CPIR; CPD; CPDR	X	1	X	X	X	1 1	P/V = 1 if BC ≠ 0, otherwise P/V = 0
LD A, I; LD A, R	1	1	X	0	X	IFF 0	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag
BIT b, s	X	1	X	1	X	X 0	The state of bit b of location s is copied into the Z flag

Symbol	Operation
S	Sign flag, S = 1 if the MSB of the result is 1
Z	Zero flag, Z = 1 if the result of the operation is 0
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = 1 if the result of the operation is even, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow
H	Half-carry flag, H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator
N	Add/Subtract flag, N = 1 if the previous operation was a subtract
H & N	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format
C	Carry/Link flag, C = 1 if the operation produced a carry from the MSB of the operand or result
I	The flag is affected according to the result of the operation
•	The flag is unchanged by the operation
0	The flag is reset by the operation
1	The flag is set by the operation
X	The flag is a "don't care"
V	P/V flag affected according to the overflow result of the operation
P	P/V flag affected according to the parity result of the operation
r	Any one of the CPU registers A, B, C, D, E, H, L
s	Any 8-bit location for all the addressing modes allowed for the particular instruction
ss	Any 16-bit location for all the addressing modes allowed for that instruction
ii	Any one of the two index registers (IX or IY)
R	Refresh counter
n	8-bit value in range < 0, 255 >
nn	16-bit value in range < 0, 65535 >

Mnemonic	Symbolic Operation	S	Z	Flags				Opcode 76 543 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments		
				H	P/V	N	C						r, r'	Reg	
LD r, r'	r ← r'	*	*	X	*	X	*	*	01 r r'	1	1	4			
LD r, n	r ← n	*	*	X	*	X	*	*	00 r 110	2	2	7	000	B	
									— n —				001	C	
LD r, (HL)	r ← (HL)	*	*	X	*	X	*	*	01 r 110	1	2	7	010	D	
LD r, (IX+d)	r ← (IX+d)	*	*	X	*	X	*	*	11 011 101	DD	3	5	19	011	E
									01 r 101				100	H	
									— d —				101	L	
LD r, (IY+d)	r ← (IY+d)	*	*	X	*	X	*	*	11 111 101	FD	3	5	19	111	A
									01 r 110						
									— d —						
LD (HL), r	(HL) ← r	*	*	X	*	X	*	*	01 110 r	1	2	7			
LD (IX+d), r	(IX+d) ← r	*	*	X	*	X	*	*	11 011 101	DD	3	5	19		
									01 110 r						
									— d —						
LD (IY+d), r	(IY+d) ← r	*	*	X	*	X	*	*	11 111 101	FD	3	5	19		
									01 110 r						
									— d —						
LD (HL), n	(HL) ← n	*	*	X	*	X	*	*	00 110 110	36	2	3	10		
									— n —						
LD (IX+d), n	(IX+d) ← n	*	*	X	*	X	*	*	11 011 101	DD	4	5	19		
									00 110 110	36					
									— d —						
									— n —						
LD (IY+d), n	(IY+d) ← n	*	*	X	*	X	*	*	11 111 101	FD	4	5	19		
									00 110 110	36					
									— d —						
									— n —						
LD A, (BC)	A ← (BC)	*	*	X	*	X	*	*	00 001 010	0A	1	2	7		
LD A, (DE)	A ← (DE)	*	*	X	*	X	*	*	00 011 010	1A	1	2	7		
LD A, (nn)	A ← (nn)	*	*	X	*	X	*	*	00 111 010	3A	3	4	13		
									— n —						
									— n —						
LD (BC), A	(BC) ← A	*	*	X	*	X	*	*	00 000 010	02	1	2	7		
LD (DE), A	(DE) ← A	*	*	X	*	X	*	*	00 010 010	12	1	2	7		
LD (nn), A	(nn) ← A	*	*	X	*	X	*	*	00 110 010	32	3	4	13		
									— n —						
									— n —						
LD A, I	A ← I	1	1	X	0	X	IFF	0	11 101 101	ED	2	2	9		
									01 010 111	57					
LD A, R	A ← R	1	1	X	0	X	IFF	0	11 101 101	ED	2	2	9		
									01 011 111	5F					
LD I, A	I ← A	*	*	X	*	X	*	*	11 101 101	ED	2	2	9		
									01 000 111	47					
LD R, A	R ← A	*	*	X	*	X	*	*	11 101 101	ED	2	2	9		
									01 001 111	4F					

NOTES: r, r' means any of the registers A, B, C, D, E, H, L.
IFF: the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.

Flag Notation:

• = flag not affected; 0 = flag reset; 1 = flag set; X = flag is unknown;
I = flag is affected according to the result of the operation.