## DATABASE

Here, courtesy of Motorola Inc., is the second and concluding part of the 6809 programmer's reference card.

5 H		N	Ž	V	ų,
:		-			C
:		1	n	N	1
	-	1	1	i	1
	_	0	1	6	1
		0	i	a	H
	-	0	1	٠	1
THE PERSON	-	-			9
			0.0	III EST	H
		i	1	1	1
-	-	•	D	•	
100	-		200		8
		•		7	
	200	•	0	•	
	-		_	•	
		:	8	8	
	•	1	ū	ū	Ö
- 11 11/100		1	1	1	N
100	-	-		-	
	201	1	1	H	Н
		1	1	ı	1
	1				7
		1	1	1	H
	•	1	1	0	
B 1838	A	1	1	0	
		1			B
		i	i	0	•
				0	d
100	-			0	Ħ
	•	1	1	0	•
-	0	-	-	-	H
		1	i	1	H
		1	1	1	1
110	0.0				B
			100		
	•		•		٠
				-	
_		·		÷	ă
	O.U	1	1	0	ō
	•	i	i	0	•
	•	1	1	0	•
		88888	8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1		

## Legend:

OP Operation Code (Hexadecimal)

- Number of MPU Cycles
- Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Multiply

- M Complement of M
- Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero (Reset)
- V Overflow, 2's complement
- C Carry from ALU

- 1 Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
- : Concatenation
- V Logical or
- Λ Logical and
- → Logical Exclusive or

## Notes:

- This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, in Appendix F.
- Appendix P.
  R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers. The 8 bit registers are: A, B, CC, DP The 16 bit registers are: X, Y, U, S, D, PC
- 3. EA is the effective address.
- The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- 6 SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- 7 Conditions Codes set as a direct result of the instruction.
- 8 Value of half-carry flag is undefined.
- 9. Special Case Carry set if b7 is SET